

Dr. Alak Majumder

Assistant Professor, Department of ECE

Visit: [Personal Webpage](#)

Integrated Circuit & System Lab

National Institute of Technology Arunachal

Pradesh, Yupia Campus, India - 791112

Contact: +91-9436288578 / alak@nitap.ac.in

EDUCATION:

NIT Arunachal Pradesh, India — PhD

SEPTEMBER 2014 - SEPTEMBER 2018

Area: High Speed Data Link (Major - VLSI)

NIT Agartala, India — M-Tech

JULY 2011 - MAY 2013

Specialization: Microelectronics & VLSI Design.

TIT Agartala (Under Tripura University), India — B-Tech

JULY 2007 - MAY 2011

Course: Electronics & Telecommunication Engineering.

SPONSORED PROJECTS:

Core Research Grant — Power Supply Noise Reduction in Si Chip

Agency: DST SERB (Science & Engineering Research Board)

Funding: ~ 4.3 Million INR

NITAP Seed Grant — Programmable Duty Cycle Generator

Agency: NIT Arunachal Pradesh

Funding: 0.2 Million INR

SMDP C2SD — Air Quality Monitoring System (Cluster with IITG)

Digital Smart Card System (Individual)

Agency: Ministry of Electronics & Information Technology, Govt. of India.

Funding: ~ 5.388 Million INR + EDA Lab Setup

RESEARCH INTERESTS & HIGHLIGHTS:

Interests: Analog/Digital IC, Low Power Techniques, Wireline Communication Circuit, Clock Distribution & Gating Post-CMOS Technology

Highlights:

No. of Sponsored Projects — 03 (Ongoing)

No. of Patents — 07 (Filed) & 01 (Pending)

No. of Journals — 35 (Published) & 04 (Submitted)

No. of Conferences — 42

No. of Book Chapters — 02

No. of PhD Fellows — 04 (Ongoing)

No. of M-Tech Thesis — 17 (Awarded), 00 (Ongoing)

No. of B-Tech Thesis — 12 (Awarded), 00 (Ongoing)

Google Scholar Report:

	All	Since 2014
Citations	310	301
H - Index	10	10
i10 - Index	10	10

AWARDS & HONORS:

Best Research Award, IETE Ash-Tech 2018, Indore, India

Medal and Plaque (30th October 2018)

Best Paper Award, 16th ICEIC 2017, Phuket, Thailand

GOLD Medal and Honorarium of 100USD (11th – 14th January 2017)

Best Hardware Project, Advanced Traffic Monitoring

Gold Medal for B-Tech Project under my Supervision (May 2016)

GATE Qualified, in Electronics & Comm. at 2011 & 2013

SKILLS:

Programming Languages:

VERILOG, VHDL

Logic Simulator (Frontend):

XILINX VIVADO

Circuit Simulator (Backend):

VIRTUOSO WITH SPECTRE (Cadence)

CUSTOM COMPILOR HSPICE (Synopsys)

PYXIS WITH ELDO (Mentor Graphics)

Layout Analyzer (Backend):

DRC/LVS USING ASSURA & RCX USING QUANTUS (Cadence)

DRC/LVS/RCX USING IC VALIDATOR & HERCULES (Synopsys)

DRC/LVS/RCX USING CALIBRE (Mentor Graphics)

PROFESSIONAL SERVICES:

Reviewer of Journals:

INTEGRATION, THE VLSI JOURNAL, ELSEVIER

IEEE TRANSACTIONS ON CAD (TCAD)

IEEE TRANSACTIONS ON NANOTECHNOLOGY

IEEE CONSUMER ELECTRONICS MAGAZINE

MICROELECTRONICS JOURNAL, ELSEVIER

JCSC, WORLD SCIENTIFIC

INT. J. ELECTRONICS, TAYLOR & FRANCIS

INDIAN JOURNAL OF PURE & APPLIED PHYSICS

JOURNAL OF LOW POWER ELECTRONICS, ASP

JMSTE, EURASIA

SEMICONDUCTOR SCIENCE & TECHNOLOGY, IOP

APPLIED COMPUTING & INFORMATICS, ELSEVIER

Organizer/Reviewer of Conferences:

IFSA MicDAT – 2018, BARCELONA, SPAIN

IEEE ICECCOT-2018, MYSURU, INDIA

IEEE INDICON – 2018, IIT ROORKEE, INDIA

IEEE ICCE – 2018, LAS VEGAS, USA

IEEE iNIS/iSES-2016/17/18, HYDERABAD, INDIA

IEEE CICT-2017, GWALIOR, INDIA

IEEE IESC – 2017, SHILLONG, INDIA

IEEE ICECCOT-2017, MYSURU, INDIA

IEEE ICECS – 2016, MONACO, FRANCE

IEEE MWSCAS-2016, ABU DHABI, UAE

IEEE RAECs-2015, CHANDIGARH-INDIA

SPRINGER IC3T-2015, HYDERABAD

IEEE ICIC-2015, PUNE, INDIA

IEEE ICACCE-2015, DEHRADUN, INDIA

MEMBERSHIPS:

MEMBER IEEE, USA

MEMBER IACSIT, SINGAPORE

MEMBER IAENG, HONGKONG

ASSOCIATE MEMBER UACEE

WORKSHOP ORGANIZED:

TAPE OUT FLOW OF ASIC (25th – 30th Jun'18)

VLSID - 18 (12th – 16th Jan' 18)

XILINX VIVADO (30th Sept – 1st Oct' 17)

RECENT TRENDS VLSI (16th–22nd Sept'15)

VLSI DESIGN (Nov' 2013)

ADMINISTRATIVE DUTY:

ASSOCIATE WEBMASTER (Feb'18 – Till Date)

WARDEN, Rose Hall (Nov'17 – Nov'19)